

IT6633E-T

3-to-1 HDMI 1.3 Active Switch with EDID RAM

Preliminary Datasheet

ITE TECH. INC.

General Description

The IT6633 is a three-to-one HDMI v 1.3 active switch that supports a signaling rate of up to 2.25Gbps and the new Deep Color modes. A one-port SINK systems such as flat-panel TVs or LCD projectors could also easily upgrade to three-port by adding an IT 6633 at the front. By default the IT6633 operates in hardware mode and source selection is done by controlling the pins S1 and S2. It also comes with a software mode that allows the system to control it via a two-line serial interface PCSCL/PCSDA.

As a active switch, the IT6633 equalizes incoming TMDS data with optimal quality regardless of the incoming signal quality. The highly acclaimed equalization technology of ITE TECH. INC. provides for support of long or low-quality HDMI cables at even the highest speeds. Input terminations of the TMDS inputs and output current levels are both programmable. In addition, the input terminations are disconnectable and hence significantly lower the system power consumption in inactive modes.

The IT6633 embeds an EDID RAM to save the cost of the three external EDID ROMs. The process of downloading the EDID data into the RAM is simplified by the automatic read-back capability of the IT6633, minimizing the need of MCU intervention. The IT6633 also embeds three 1K-ohm resistors for HPD signal paths to save external resistors and easy to implement the plug authentication.

The IT6633 also incorporates I²C repeater in its DDC switches, which isolates the DDC capacitances of the two sides of the switch. This allows for longer cable cascading as well as significantly eases the system design to pass **Test ID 8-9: DDC/CEC Line Capacitance and Voltage** of the HDMI Compliance Test.

The IT6633 also distinguishes itself from its peers in that it offers ±8kV of Human Body Mode ESD protection to all TMDS high-speed input pins. This saves significant costs in external high-speed ESD diodes, which could be very expensive .

Features

- HDMI active switch, providing superior performance over traditional passive switches
- Compliant with HDMI 1.3 and DVI 1.0 standards
- Serial data rate at up to 2.25Gbps, capable of supporting the following digital video formats in Deep Color Mode at up to 36 bits (12 bits/color):
 - ◆ DTV resolutions: 480i, 576i, 480p, 576p, 720p, 1080i to 1080p
 - ◆ PC resolutions: VGA, SVGA, XGA, SXGA to UXGA
- Single 3.3V operation
- Internal AC-coupling at TMDS inputs to cope with uneven intra-pair DC levels of incoming TMDS signals.
- Embedded EDID RAM saves external EDID ROM costs
- Embedded HDP resistors
- Integrated HPD switches
- Active port detection by monitoring TMDS input clock.
- DDC I²C repeater isolates backend DDC capacitive loading from frontend, enhancing the DDC operation compatibility
- Human Body Mode ESD protection up to ±8kV for all TMDS differential input pins
- Disconnectable input terminations with auto-calibrated impedances
- Adaptive input equalization supporting long and short cables at the same time
- Default hardware-mode port selection and optional software-mode operation providing flexibility
- Programmable TMDS output current level
- Programmable source terminations compliant with HDMI 1.3 standard, providing optimal source data eyes at high speeds
- High-impedance TMDS output when disabled
- Optional backend receiver termination detection for auto powerdown
- 64-Pin LQFP package
- RoHS Compliant (100% Green available)

Ordering Information

Model	Temperature Range	Package Type	Green/Pb free Option
IT6633E-T 0~70		64-pin LQFP	Green

Pin Diagram




Figure 1. IT6633 pin diagram

Pin Description

TMDS High Speed Differential Input Pins (All these pins provide ±8kV HBM ESD Protection)

Pin Name	Direction	Description	Type	Pin No.
ARX2P	Input	Channel 2 positive input of Port A	TMDS	48
ARX2M	Input	Channel 2 negative input of Port A	TMDS	47
ARX1P	Input	Channel 1 positive input of Port A	TMDS	45
ARX1M	Input	Channel 1 negative input of Port A	TMDS	44
ARX0P	Input	Channel 0 positive input of Port A	TMDS	42
ARX0M	Input	Channel 0 negative input of Port A	TMDS	41
ARXCP	Input	Clock channel positive input of Port A	TMDS	39
ARXCM	Input	Clock channel negative input of Port A	TMDS	38
BRX2P	Input	Channel 2 positive input of Port B	TMDS	63
BRX2M	Input	Channel 2 negative input of Port B	TMDS	62
BRX1P	Input	Channel 1 positive input of Port B	TMDS	60
BRX1M	Input	Channel 1 negative input of Port B	TMDS	59
BRX0P	Input	Channel 0 positive input of Port B	TMDS	57
BRX0M	Input	Channel 0 negative input of Port B	TMDS	56
BRXCP	Input	Clock channel positive input of Port B	TMDS	54
BRXCM	Input	Clock channel negative input of Port B	TMDS	53
CRX2P	Input	Channel 2 positive input of Port C	TMDS	14
CRX2M	Input	Channel 2 negative input of Port C	TMDS	13
CRX1P	Input	Channel 1 positive input of Port C	TMDS	11
CRX1M	Input	Channel 1 negative input of Port C	TMDS	10
CRX0P	Input	Channel 0 positive input of Port C	TMDS	8
CRX0M	Input	Channel 0 negative input of Port C	TMDS	7
CRXCP	Input	Clock channel positive input of Port C	TMDS	5
CRXCM	Input	Clock channel negative input of Port C	TMDS	4

TMDS High Speed Differential Output Pins

Pin Name	Direction	Description	Type	Pin No.
TX2P	Output	Channel 2 positive output of output port	TMDS	17
TX2M	Output	Channel 2 negative output of output port	TMDS	18
TX1P	Output	Channel 1 positive output of output port	TMDS	20
TX1M	Output	Channel 1 negative output of output port	TMDS	21
TX0P	Output	Channel 0 positive output of output port	TMDS	23
TX0M	Output	Channel 0 negative output of output port	TMDS	24

IT6633

TXCP	Output	Clock channel positive output of output port	TMDS	26
TXCM	Output	Clock channel negative output of output port	TMDS	27

DDC and HPD Control Pins


Pin Name	Direction	Description	Type	Pin No.
ASCL	I/O	Port A DDC bus clock line	5V-Tol.	37
ASDA	I/O	Port A DDC bus data line	5V-Tol.	36
BSCL	I/O	Port B DDC bus clock line	5V-Tol.	52
BSDA	I/O	Port B DDC bus data line	5V-Tol.	51
CSCL	I/O	Port C DDC bus clock line	5V-Tol.	2
CSDA	I/O	Port C DDC bus data line	5V-Tol.	1
TXSCL	I/O	Output Port DDC bus clock line	5V-Tol.	29
TXSDA	I/O	Output Port DDC bus data line	5V-Tol.	30
TXHPD	Input	HPD signal of the HDMI Sink	5V-Tol.	31
AHPD	Output	HPD signal to be sent back to Source connected to Port A	LVTTL	35
BHPD	Output	HPD signal to be sent back to Source connected to Port B	LVTTL	50
CHPD	Output	HPD signal to be sent back to Source connected to Port C	LVTTL	64

Other Control and Configuration Pins

Pin Name	Direction	Description	Type	Pin No.
EQ	Input	Control of equalization. ‘0’: long cable ‘1’: short cable	LVTTL	16
S1/PCSCL Input		Port select/serial programming Clock for chip programming (5V-tolerant)	Schmitt	32
S2/PCSDA	I/O	Port select/serial programming Data for chip programming (5V-tolerant) GPIO mode: S[2:1] “00”: Input port C is selected “01”: Standby mode “10”: Input port B is selected “11”: Input port A is selected	Schmitt	33
I2CSEL Input		GPIO/I2C select: ‘1’: GPIO ‘0’: I2C	LVTTL	34
PWDB	Input	Power down signal (low-active)	LVTTL	49

Power and Ground Pins

Pin Name	Description	Type	Pin No.
VCC	Chip power supply (3.3V)	Power	6, 12, 19, 25, 40, 46, 55, 61
VSS	Chip ground	Ground	3, 9, 15, 22, 28, 43, 58

Functional Description

Figure 2. Functional block diagram of IT6633

Power Consumption

Conditions: Typ VCC=3.3V

- Operation Supply Current

Mode Condition		Current
1080P 12 bit	Typ	180mA

- Standby Current

Standby T	yp	11.5mA
-----------	----	---------------

- Power Down Current

Power Down	Typ	2.5mA
---------------	-----	--------------

Electrical Specifications

Absolute Maximum Ratings

Symbol	Parameter		Min.	Typ	Max	Unit
VCC Supply	voltage		-0.3		4.0	V
V _I Input	voltage		-0.3		VCC+0.3	V
V _O Output	voltage		-0.3		VCC+0.3	V
V _{IDDC}	DDC control pins input voltage		-0.3		6.0	V
T _J Junction	Temperature				125	°C
T _{STG S}	torage Temperature		-65		150	°C
ESD_HB	Human body mode	ARXs, BRXs, CRXs	8000			V
	ESD sensitivity	All other pins	2000			
ESD_MM	Machine mode ESD sensitivity		200			V

Notes:

1. Stresses above those listed under Absolute Maximum Ratings might result in permanent damage to the device.
2. Refer to Functional Operation Conditions for normal operation.

Functional Operation Conditions

Symbol	Parameter		Min.	Typ	Max	Unit
V _{CC}	Supply voltage ¹		3.135	3.3	3.465	V
T _A	Ambient temperature		0	25	70	°C
Θ _{ja}	Junction to ambient thermal resistance				40	°C/W

TMDS Differential Pins

V _{IDIFF}	TMDS differential input swing (peak-to-peak)	150		1560	mV
V _{TERM}	TMDS output termination voltage ¹	3.135	3.3	3.465	V
T _{bit}	Average bit time of the TMDS data stream	0.444		40	ns
R _{bit}	Signaling rate of the serial TMDS data stream	250		2250	Mbps

DDC I/O Pins (ASCL/ASDA, BSCL/BSDA, CSCL/CSDA and TXSCL/TXSDA)

V _{IDDC}	DDC input voltage	0		5.5	V
-------------------	-------------------	---	--	-----	---

Notes:

1. This is mandated by the HDMI Specifications v1.3 as the supply voltage at pin VCC is also the HDMI termination voltage.

DC Electrical Specification

Under functional operation conditions

Symbol	Parameter	Conditions	Min.	Typ	Max	Unit
TMDS Differential Output Pins (TX2P/M, TX1P/M, TX0P/M, TXCP/M)						
V _{OHTMDS}	TMDS output high voltage ³	$R_{LOAD}=50\Omega$ $V_{CC}=V_{TERM}=3.3V$	V _{CC} -10		V _{CC} +10	mV
V _{OLTMDS}	TMDS output low voltage ³		V _{CC} -700		V _{CC} -400	mV
V _{swing}	TMDS output single-ended swing ³		400		600	mV
I _{OFF}	Single-ended standby output current ³	V _{OUT} =0			10	μA
Logic I/O Pins (LVTT and Schmitt)						
V _{IH}	Input high voltage ¹		2.0			V
V _{IL}	Input low voltage ¹				0.8	V
V _T Switching	threshold ¹			1.5		V
V _{OL}	Output low voltage ¹	I _{OL} =2~16mA			0.4	V
V _{OH}	Output high voltage ¹	I _{OH} =-2~-16mA 2.4				V
V _{T-}	Schmitt trigger negative going threshold voltage ¹	0.8		1.1		V
V _{T+}	Schmitt trigger positive going threshold voltage ¹			1.6	2.0	V
I _{IN}	Input leakage current ¹	V _{IN} =5.5V or 0		±5		μA
I _{OZ}	Tri-state output leakage current ¹	V _{IN} =5.5V or 0		±10		μA
I _{OL}	Serial programming output sink current ²	V _{OUT} =0.2V 4			16	mA

Notes:

- Guaranteed by I/O design.
- The serial programming output ports are not real open-drain drivers. Sink current is guaranteed by I/O design under the condition of driving the output pin with 0.2V. In a real serial programming environment, multiple devices and pull-up resistors could be present on the same bus, rendering the effective pull-up resistance much lower than that specified by the I²C Standard. When set at maximum current, the serial programming output ports of IT6633E are capable of pulling down an effective pull-up resistance as low as 500Ω connected to 5V termination voltage to the standard I²C V_{IL}. When experiencing insufficient low level problem, try setting the current level to higher than default. Refer to the IT6633E Register Table for proper register setting.
- Limits defined by HDMI 1.3 standard

Package Dimensions




Figure 3. 64-pin LQFP Package Dimensions